Fig. 1




Fig. 2







Fig. 3











Fig. 7



to instruction storage unit

Fig. 8







Fig. 9

input	output
address	address
00	00
01	01
///47///	///, CO///

Fig. 10







control signal to each block